Operating Systems Lecture 6

Address Translation

Prof. Mengwei Xu

Recap: Thread Abstraction

• Thread: a single execution sequence that represents a

separately schedulable task

Each thread executes a sequence of instructions (assignments, conditionals, loops, procedures, etc) just as in the sequential programming model

The OS can run, suspend, or resume a thread at any time

> **The minimal scheduling unit in OS!**

Recap: Thread Abstraction

code

registers

thread

files

data

• Thread: a single execution sequence that represents a

Threads in the same process share memory space, but not execution context

separately schedulable task

There will be thread context switch

data

files

code

Recap: POSIX Thread Example

```
#include <stdio.h>
 \mathbf{1}#include <stdlib.h>
 \overline{2}#include <pthread.h>
 3
 \overline{4}void *print message function( void *ptr);
 5
                                                                                What's the possible output?6
     main()\overline{7}8
 9
           pthread t thread1, thread2;
           char *message1 = "Thread 1";
10
11
           char *message2 = "Thread 2";
12
           int iret1, iret2;
13
           iret1 = pthread_create( &thread1, NULL, print_message_function, (void*) message1);
14
15
           iret2 = phread create( \& thread2, NULL, print message function, (void*) message2);16
17
           pthread_join( thread1, NULL);
           pthread join( thread2, NULL);
18
19
           printf("Thread 1 returns: %d\n", iret1);
20
21
           printf("Thread 2 returns: %d\n", iret2);
22
           exit(0);23
24
25
     void *print_message_function( void *ptr)
26
27
           char *message;
           message = (char *) ptr;
28
           print(f("sS \n\'', message));
29
```


Recap: Thread Data Structures

- Thread Control Block (TCB)
	- Stack pointer: each thread needs their own stack
	- Copy of processor registers
		- \Box General-purpose registers for storing intermediate values
		- \Box Special-purpose registers for storing instruction pointer and stack pointer
	- Metadata
		- \Box Thread ID
		- \Box Scheduling priority
		- \Box Status
	- What's different from PCB??

Recap: Thread Data Structures

- Thread Control Block (TCB)
- Shared state
- OS does not enforce physical division on threads' own separated states
	- If thread A has a pointer to the stack location of thread B, can A access/modify the variables on the stack of thread B?

Recap: Thread Implementation

- Kernel threads
	- What are the use cases?
- User-level threads
	- Can be implemented with or without kernel help

Recap: Thread Implementation

- Create a thread
	- Allocate per-thread state: theTCB and stack
	- Initialize per-thread state: registers (args)
	- Put TCB on ready list
- Delete a thread
	- Remove the thread from the ready list so it will never run again
	- Free the per-thread state allocated for the thread
	- Can a thread delete itself?
- Context Switch
	- Voluntary: thread_yield
	- Involuntary: interrupts and exceptions

- Implementing user-level multi-threaded processes through
	- 1. Kernel threads (each thread op traps into kernel)
	- 2. User-level libraries (no kernel support)
	- 3. Hybrid mode

- Implementing multi-threaded processes through kernel threads
	- Each thread operation invokes the corresponding kernel thread syscall

How about join, yield, exit?

- Implementing multi-threaded processes in user libraries
	- The library maintains everything in user space \Box TCBs, stacks, ready list, finished list
	- The library determines which thread to run
	- A thread op is just a procedure call

- Implementing multi-threaded processes in user libraries
	- The library maintains everything in user space \Box TCBs, stacks, ready list, finished list
	- The library determines which thread to run
	- A thread op is just a procedure call
- How can we make user-level threads run currently, as kernel is not aware of their existence?
- How can program change the PC and stack pointer?

- Implementing multi-threaded processes in user libraries
	- The library maintains everything in user space \Box TCBs, stacks, ready list, finished list
	- The library determines which thread to run
	- A thread op is just a procedure call
- How can we make user-level threads run currently, as kernel is not aware of their existence?
	- The preemptive way: timer interrupts (upcall) from kernel
	- The cooperative way: threads yield voluntarily
- How can program change the PC and stack pointer?
	- jmp and esp

- Implementing multi-threaded processes in hybrid way: optimizations based on kernel threads
	- Hybrid thread join: for example, no need for syscall if the thread to be joined is already finished (with exit value saved in memory)
	- Per-processor kernel thread with user-level thread implementation
	- Scheduler activations: in recent Windows, the user-level scheduler can be notified when a thread blocks in a syscall, so it can schedule another thread to fully utilize the processor.

Goals for Today

- Address Translation Concept
- Segmentation (分段)
- Paging (分页)

Goals for Today

- Address Translation Concept
- Segmentation (分段)
- Paging (分页)

Address Translation

• From virtual memory address (虚拟内存地址) to physical memory address (物理内存地址)

Address Translation

- From virtual memory address (虚拟内存地址) to physical memory address (物理内存地址)
- The goals and motivations of address translation
	- Memory protection
	- Memory sharing
	- Flexible memory placement
	- Sparse addresses
	- Runtime lookup efficiency
	- Compact translation tables
	- Portability

- From virtual memory address (虚拟内存地址) to physical memory address (物理内存地址)
- The goals and motivations of address translation
- When translation exists, processor uses virtual addresses, physical memory uses physical addresses
	- Not every processor/OS has address translation, e.g., certain embedded chips.

- From virtual memory address (虚拟内存地址) to physical memory address (物理内存地址)
- The goals and motivations of address translation
- When translation exists, processor uses virtual addresses, physical memory uses physical addresses
- Address translation involves intensive hardware-OS cooperation

- From virtual memory address (虚拟内存地址) to physical memory address (物理内存地址)
- The goals and motivations of address translation
- When translation exists, processor uses virtual addresses, physical memory uses physical addresses
- Address translation involves intensive hardware-OS cooperation
- Address space: all the addresses and state a process can touch
	- Each process and kernel has different address space

Goals for Today

- Address Translation Concept
- Segmentation (分段)
- Paging (分页)

- Every memory access is checked on those registers

Physical

Memory

Segmented Memory

Physical

Segmented Memory

• Segmentation with a segment table $(分 \oplus \ddot{\mathcal{R}})$

- *Why there are "holes" in the physical memory*
- *What if a program branches into those "holes"?*

- **Segmented Memory**
- Segmentation with a segment table (分段表)

- *Why there are "holes" in the physical memory*
	- Processes come and go..
- *What if a program branches into those "holes"?*
	- Segmentation error..

- The real segmentation implementation could vary a lot
	- Some OSes like Multics allocates a segment for each data structure to allow fine-grained protection and sharing between processes
	- Most modern systems use segments only for coarse-grained memory regions

- An x86 view of memory segmentation (each 16-bits long)
	- Code segment: CS
	- Data segment: DS
	- Stack segment: SS
	- Extra segment: ES, FS GS

• Developer practice

- All CPU instructions are implicitly fetched from the code segment (CS register).
- Most memory references come from the data segment specified by the segment selector held in the DS register. These may also come from the extra segment specified by the segment selector held in the ES register, if a segment-override prefix precedes the instruction that makes the memory reference.
- Processor stack references, either implicitly (e.g. push and pop instructions) or explicitly (memory accesses using (E) SP or (E) BP registers) use the stack segment (SS register).
- String instructions (e.g. stos, movs), along with data segment, also use the extra segment specified by the segment selector held in the ES register.

- An x86 view of memory segmentation
	- In real mode, there is no segment table

In real mode

no segment table!

- An x86 view of memory segmentation
	- In protected mode, the segment table is called global descriptor table (GDT, \triangle) 局描述符表) or local descriptor table (LDT, 局部描述符表)
	- Linear address = base address + offset

- An x86 view of memory segmentation
	- In protected mode, the segment table is called global descriptor table (GDT, \triangle 局描述符表) or local descriptor table (LDT, 局部描述符表)
	- $-$ Linear address $=$ base address $+$ offset

Segmented Memory

- The power of segmentation
	- Access control
	- Code sharing (library routines)
	- Inter-process communication
	- Efficient management of dynamically allocated memory

Segmented Memory

- The principle downside of segmentation: overhead of managing a large number of variable size and dynamically growing memory segments.
	- *External fragmentation*: free space becomes noncontiguous
	- Compacting the memory is very slow
	- It becomes even more complex if the segments can grow (like heap)

Goals for Today

- Address Translation Concept
- Segmentation (分段)
- Paging (分页)

- Paging $(\bigoplus \overline{p})$: allocating memory in fixed-sized chunks called page frames (页框)
- A page table $(\bar{\pi} \ddot{\bar{\pi}})$ stores for each process whose entries contain pointers to the page frames.
	- More compact than segment table because it does not need to store "bound"
- What's cool: the pages are scattered across physical memory regions
	- Yet within a page, the memory access is contiguous
	- For instance, a large matrix might span many pages
- Memory allocation becomes very simple: find a page frame.

Single-level paging solves most of the issues (e.g., sharing as shown), but has large page table, which could be larger than the memory usage of the process itself!

Multi-level Paging

• Each page directory entry (PDE, 页目录项) is 32-bits long.

• Each page table entry (PTE, 页表项) is 32-bits long.

- Memory management unit (MMU, 分页内存管理单元): the hardware that actually does the translation
	- Usually located in CPU

- Memory management unit (MMU, 分页内存管理单元): the hardware that actually does the translation
- Page size shall be neither too small or too large
	- Too small: large page table sizes; low cache hit ratio
	- Too large: memory waste
	- Typical range: 512B to 8192B; default 4KB on Linux.

- Memory management unit (MMU, 分页内存管理单元): the hardware that actually does the translation
- Page size shall be neither too small or too large
- Each process and kernel has their own page table!
	- Not threads
	- The same address of different processes translate to different physical locations, unless the page is shared
	- A process can only access/modify its own page table! Otherwise..
	- In Linux, there is only one kernel space for all process

- Memory management unit (MMU, 分页内存管理单元): the hardware that actually does the translation
- Page size shall be neither too small or too large
- Each process and kernel has their own page table!
- Page tables can be sparse (vs. single-level paging)
	- Not every PDE has a corresponding page table.
	- Saves a lot of space.
	- It's good to fit page table into one page.

- Page Fault (缺页中断) happens when CPU/MMU accesses a memory location that is not readily mapped
	- Pure (soft): memory swapped out; shared pages; etc. \Box After handled, the access will be performed again
	- Invalid (hard): write to read-only pages; access to pages not allocated; etc. \Box Segmentation fault!
- In modern OSes, malloc does memory allocation "lazily"
	- It allocates virtual memory immediately
	- The physical memory is allocated only when program accesses that memory through page fault handler
	- Why?

Page Fault

Page Fault

Page Fault

Detailed Page Fault Process

Before Page Fault (done by hardware)

Detailed Page Fault Process

Handling Page Fault (done by hardware)

- Why PDE/PTE use 20 bits for addressing the next-level table or page?
- What needs to be switched on a context switch?
- If a process needs 1 page for its data, how many it will actually take?
- The largest address can be accessed in 2-level paging (32 bits address)?

- Why PDE/PTE use 20 bits for addressing the next-level table or page?
	- Page directory/tables are always page-aligned (% $4k = 0$).
- What needs to be switched on a context switch?
	- The page directory, stored in CR3
- If a process needs 1 page for its data, how many it will actually take? - 3 in total (1 page directory $+$ 1 page table $+$ 1 page for its data)
- The largest address can be accessed in 2-level paging (32 bits address)? $-4K * 2^10 * 2^10 = 4G$

Virtual or Physical??

- CR3 stores the virtual or physical address of the page directory?
- How about the PDE/PTE?
- The pointers used by kernel is virtual or physical?
- How can kernel manipulate the page directory/tables?

https://wiki.osdev.org/Paging#Manipulation

Tracing Memory Access

- Line 1024: It moves the value zero (shown as \$0x0) into the virtual memory address of the location of the array; this address is computed by taking the contents of %edi and adding %eax multiplied by four to it.Thus, %edi holds the base address of the array, whereas %eax holds the array index (i); we multiply by four because the array is an array of integers, each of size four bytes.
	- Line 1028: It increments the array index held in %eax.
	- Line 1032: It compares the contents of that register to the hex value 0x03e8 (decimal 1000). If the comparison shows that two values are not yet equal, goes to the Line 1036.
	- Line 1036: It jumps back to the top of the loop.

How many times each loop accesses memory and physical pages, assuming it's single-level paging system?

4x instructions (code), 1x array (data), and 5x page table.

Tracing Memory Access

• Since OS only sees the virtual address, how can it manipulate the page table, e.g., getting the physical address of a given virtual address Physical

Manipulating Page Table

• Since OS only sees the virtual address, how can it manipulate the page table, e.g., getting the physical address of a given virtual address

• Since OS only sees the virtual address, how can it manipulate the page table, e.g., getting the physical address of a given virtual address Physical

• Since OS only sees the virtual address, how can it manipulate the page table, e.g., getting the physical address of a given virtual address Physical

• Since OS only sees the virtual address, how can it manipulate the page table, e.g., getting the physical address of a given virtual address

GeneratedVirtual Address #2

• 4-level: 48 bits

Figure 5-17. 4-Kbyte Page Translation-Long Mode

- 4-level: 48 bits
- 5-level: 64 bits

Multi-level Paging Summary

- Pros:
	- Only need to allocate as many page table entries as we need for application
		- \Box In other wards, sparse address spaces are easy
	- Easy memory allocation
	- Easy Sharing

 \square Share at segment or page level (need additional reference counting)

- Cons:
	- One pointer per page (typically 4K 16K pages today)
	- Page tables need to be contiguous

 \Box However, previous example keeps tables to exactly one page in size

- Two (or more, if >2 levels) lookups per reference
	- \Box Seems very expensive!

- What about a tree of tables?
	- Lowest level page table \Rightarrow memory still allocated with bitmap
	- Higher levels often segmented
- Could have any number of levels. Example (top segment):

- Intel x86 and Linux
	- 8086 era: segmentation and paging are both used
	- 80386 era: the segmentation is not really used
		- \Box The processor provides 4 modes: none; paging only; segmentation only; both. \Box The CS is always set to 0 and the limit is 2^32.
	- x86_64 era: segmentation is considered as a legacy and not used in most OSes
- Now, everyone uses paging, few make any real use of segmentation.

https://softwareengineering.stackexchange.com/questions/100047/why-not-segmentation

Copy-on-Write (COW)

- How to implement an efficient fork()?
	- Do not copy all contents immediately, but mark the page/segment tables of both child and parent processes as "read-only"
	- When a write (from either child or parent) happens, it traps into kernel through page fault, and a private page is copied.
- A fork() followed immediately by a exec(), how many pages are really copied?
Homework

- Look at the function get_physaddr in https://wiki.osdev.org/Paging#Manipulation, and line by line.
- If the page size is 8K, how the address translatic by step in details, e.g., how the virtual address is page directory and page table, etc..